Discover[Audio] NCN Nanoelectronics: TutorialsDesign in the Nanometer Regime: Process Variation
Design in the Nanometer Regime: Process Variation

Design in the Nanometer Regime: Process Variation

Update: 2006-11-29
Share

Description

Scaling of technology over the last few decades has produced an exponential growth in computing power of integrated circuits and an unprecedented number of transistors integrated into a single. However, scaling is facing several problems — severe short channel effects, exponential increase in leakage current, increased process parameter variations, and new reliability concerns.
Comments 
00:00
00:00
x

0.5x

0.8x

1.0x

1.25x

1.5x

2.0x

3.0x

Sleep Timer

Off

End of Episode

5 Minutes

10 Minutes

15 Minutes

30 Minutes

45 Minutes

60 Minutes

120 Minutes

Design in the Nanometer Regime: Process Variation

Design in the Nanometer Regime: Process Variation

Kaushik Roy