Description
TLB, Sources of Misses and Virtual Machine
2015-11-3001:45:11
Interrupt driven IO vs. DMA, IO System Design and Disk Dependability
2015-11-3001:18:26
第六章 Storage and Other I/O Topics I/O system, Dependability Measures, Disk and Bus
2015-11-3001:12:42
Measuring IO performance and RAID
2015-11-3047:25
Cache Coherence and Memory Consistency
2015-11-3052:33
Virtual Memory and Page Table
2015-11-3049:20
第五章 Large and Fast: Exploiting Memory Hierarchy Dynamic Scheduling and Locality
2015-11-3001:09:32
Cache Performance, Associativity and Multilevel Cache
2015-11-3001:49:52
Direct Mapping, Cache Size and Block Size
2015-11-3056:59
Exception and Static Dual Issue
2015-11-3001:06:41
Control Unit and Pipeline
2015-11-3001:34:04
Static Dual Issue and Loop Unrolling
2015-11-3053:17
Branch Hazard and Dynamic Branch Prediction
2015-11-3049:33
Pipelined Control, Forwarding and Load-Use Hazard
2015-11-3001:41:36
Addressing Mode
2015-11-3001:40:57
第三章 Arithmetic for Computers ALU, Multiplier and Carry Look-Ahead
2015-11-3001:26:04
第四章 The Processor CPU and Instruction Type
2015-11-3050:20
Divider and Floating Point
2015-11-3001:55:07
Branch Prediction and Pipelined Datapath
2015-11-3035:01
Hazards
2015-11-3037:50
0.5x
0.8x
1.0x
1.25x
1.5x
2.0x
3.0x
Sleep Timer
Off
End of Episode
5 Minutes
10 Minutes
15 Minutes
30 Minutes
45 Minutes
60 Minutes
120 Minutes